

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
21 October 2004 (21.10.2004)

PCT

(10) International Publication Number
WO 2004/091097 A1

(51) International Patent Classification⁷: H03G 1/00, 3/30

(74) Agent: KÖRBER, Martin; Mitscherlich & Partner, Sonnenstrasse 33, Postfach 33 06 09, 80066 München (DE).

(21) International Application Number:

PCT/EP2004/001766

(22) International Filing Date: 23 February 2004 (23.02.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
03008289.5 9 April 2003 (09.04.2003) EP

(71) Applicant (for all designated States except US): SONY ERICSSON MOBILE COMMUNICATIONS AB [SE/SE]; Nya Vattentornet, S-221 88 Lund (SE).

(72) Inventors; and


(75) Inventors/Applicants (for US only): FILIMONOV, Nikolai [RU/RU]; Aviamotornaya 8a, Moscow 111024 (RU). VARLAMOV, Oleg [RU/RU]; Aviamotornaya 8a, Moscow 111024 (RU). ITKIN, Grigory [DE/DE]; Eduard-Schmid-Strasse 17, 81541 Munich (DE).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: GLITCH-FREE CONTROLLABLE RF POWER AMPLIFIER



(57) Abstract: The present invention proposes a power amplifier circuit for amplifying an input RF signal with respect to a specified RF output power comprising an input terminal (2) for supplying the input RF signal to be amplified, an output terminal for the RF signal with the output power specified, an amplification path (3) formed between the input terminal (2) and the output terminal (7) having a power amplification circuit (4) for amplifying the RF signal, a bypass (5) formed between the input terminal (2) and the output terminal (7) for the RF signal to bypass the amplification path (3), a control terminal (6) for controlling the operation of the amplification path (3) and the bypass (5) such, that an RF signal is either passed through the amplification path (3) or the bypass (5). The power amplifier circuit (1") further comprises a variable gain amplifier circuit (15) for a pre-amplification of the input RF signal which is placed between the line from the input terminal (2) to the amplification path (3) and the bypass (5), and a delay

control means (16, 17, 18, 19) for controlling the variable gain amplifier (15), the amplification path (3), and the bypass (5), whereby, before setting the operating conditions of the variable gain amplifier (15), the amplification path (3), and the bypass (5) in a state to achieve the RF output power specified, the delay control means (16, 17, 18, 19) is adapted to first set the respective operating conditions in the inverse state thereof. The invention further relates to a method for executing the steps on this system.

WO 2004/091097 A1



Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

7/PRT

10/553024

JC05 Rec'd PCT/PTO 11 OCT 2005

5

Glitch-free controllable RF power amplifier

The present invention generally relates to RF power amplifiers for use in wireless mobile telecommunication terminals, particularly to a control of the RF output power of the power amplification stage.

10

In UMTS (Universal Mobile Telecommunications Systems) systems, the wireless mobile telecommunication terminals are called upon to adjust their respective RF (Radio Frequency) output power to the momentarily required level. As a plurality of users share the same band frequencies within a cell of a UMTS system, one users communication signal is the origin of noise for the other communication signals of the respective other users. A power control is therefore necessary to keep the noise level down for the benefit of all users in a cell. In most cases, a mobile terminal is not required to transmit at its maximum RF output power. In the majority of cases, a transmission at lower power levels is sufficient. At these lower power levels the energy consuming high-power stage is typically turned off and bypassed. This saves battery power and increases the on air time of a mobile terminal.

20

A wireless mobile telecommunication terminal may be any user equipment like e.g. a mobile phone, a Personal Digital Assistant, a wireless remote enquiry measuring apparatus or the like. For convenience, a respective device mobile user equipment is briefly addressed as mobile terminal within the context of this specification.

25

An example of a respective bypass architecture of an RF power control on mobile terminals is given in EP 1 229 642 A1. The corresponding circuit diagram is shown in Figure 1. The power amplifier is basically composed of an amplification path containing an RF power amplifier and a path bypassing the amplifier. In the high output power mode, an input RF signal is amplified by the amplification path, while the bypass will not influence the amplification. In low power mode, an RF input signal passes the circuit through the bypass path practically not affecting the signal power. The power supply to the power amplifier is turned off at the same time for reducing the average energy consumption.

30

35

The transmission (TX) circuitry of Figure 1 allows only a coarse adaptation of the output RF power, i.e. outside a range provided by the amplification path itself. Further,

switching between the amplification and the bypass mode results in a short mismatch of the circuit impedance which further causes a glitch in the RF output power. This in turn has a negative impact on the overall transmission conditions in a UMTS system.

5 It is therefore an object of the present invention to provide an amplification stage for an RF power transmitter adapted for being used in a mobile terminal, which combines the bypassing technique with a fine adjustment of the RF output power by preventing any power glitches of an RF signal processed.

10 This object is achieved by the invention as defined in the independent claims. Additional advantageous features of the present invention are claimed in the respective sub-claims.

The present invention achieves the above cited object in particular with a power
15 amplifier circuit for amplifying an input RF signal with respect to a specified RF output power comprising an input terminal for supplying the input RF signal to be amplified, an output terminal for the RF signal with the output power specified, an amplification path formed between the input terminal and the output terminal having a power amplification circuit for amplifying the RF signal, a bypass formed between the input
20 terminal and the output terminal for the RF signal to bypass the amplification path, a control terminal for controlling the operation of the amplification path and the bypass such, that an RF signal is either passed through the amplification path or the bypass. The power amplifier circuit further comprises a variable gain amplifier circuit for a pre-amplification of the input RF signal which is placed between the line from the input
25 terminal to the amplification path and the bypass, and a delay control means for controlling the variable gain amplifier, the amplification path, and the bypass, whereby, before setting the operating conditions of the variable gain amplifier, the amplification path, and the bypass in a state to achieve the RF output power specified, the delay control means is adapted to first set the respective operating conditions in the inverse
30 state thereof.

The above object is further achieved by mobile terminal for a wireless telecommunication system with a power amplifier circuit according to the present invention.

35 In addition the above object is achieved by a method for amplifying an input RF signal with respect to a specified RF output power, comprising the steps of supplying the input RF signal to be amplified, outputting the RF signal with the output power specified, amplifying the RF signal in an amplification path formed between an input terminal and

an output terminal, selectively bypassing the amplification path, controlling the operation of the amplification path and the bypass such that an RF signal is either passed through the amplification path or the bypass. Hereby, the method comprises the steps of pre-amplifying the input RF signal by a variable gain amplifier circuit which is placed between the line from the input terminal to the amplification path and the bypass and controlling the variable gain amplifier, the amplification path, and the bypass by a delay control means, whereby, before setting the operating conditions of the variable gain amplifier, the amplification path, and the bypass in a state to achieve the RF output power specified, the respective operating conditions are at first set in the inverse state thereof via the delay control means.

The present invention advantageously allows a fine adjustment of the RF output power without straining a mobile wireless telecommunication system with glitches, a condition particularly important for a low noise transmission in UMTS systems.

Advantageously, the delay time period for which the delay control means sets the operating conditions of the variable gain amplifier, the amplification path, and the bypass in an opposed way corresponds to half the settling time for an RF output power change, allowing a smooth, completely transient-free change of the RF output value.

The control means effectively comprises a latch trigger circuit for controlling the operation of the amplification path and the bypass, a sample-and-hold circuit for controlling the gain factor of the variable gain amplifier circuit, a digital multiplexer circuit for selecting a control signal, and delay circuit for delaying a control signal by the delay time period. Hereby, the delay circuit will provide a delayed control signal to the multiplexer which then selects the original, undelayed or the delayed control signal for the sample-and-hold circuit to control the variable gain amplifier circuit and the latch trigger circuit to control the amplification path and the bypass corresponding to the operation conditions required for the inventive RF output power control.

A coarse RF output power control is favourably achieved by the bypass comprising a first matching circuit, a second matching circuit, and a first controllable switch for controllably adapting the impedance of the bypass, the amplification path comprising a third matching circuit and a controllable second switch for controllably adapting the impedance of the amplification path. Such, the RF signal is either amplified by the amplification path or passes the bypass.

The control terminal may suitably be adapted to provide control information to the delay control means for allowing to adjust the delay time period to the settling time of

an RF power change. Further, with the variable gain amplifier circuit comprising a digital and/or analogue gain control, a fine tuning of the output RF power is easily achieved.

- 5 In a preferred embodiment of the present invention, the input RF signal is a signal coded for use in an UMTS communication system allowing a glitch-free transmission in telecommunication system based on the UMTS standard.

- 10 Advantageously the method comprises the step of setting the operating conditions of the variable gain amplifier, the amplification path, and the bypass by the delay control means in the inverse state thereof for a delay time period that corresponds to half the settling time (τ) for an RF output power change.

- 15 Further, advantageously the method comprises the step of controlling the operation of the amplification path and the bypass by a latch trigger circuit integrated in the control means, controlling the gain factor of the variable gain amplifier circuit by a sample-and-hold circuit, selecting a control signal by a digital multiplexer circuit, and delaying a control signal by the delay time period by a delay circuit.

- 20 Preferably the method comprises the step of controllably adapting the impedance of the bypass to either block or open it for a passage of an RF signal by a first matching circuit, a second matching circuit, and a first controllable switch integrated in the bypass.

- 25 In a preferred embodiment the method comprises the step of controllably adapting the impedance of the amplification path to either amplify an RF signal or block the passage for the RF signal by a third matching circuit and a controllable second switch integrated in the amplification path.

- 30 Further, the method can comprise the step of adapting the control terminal to provide control information to the delay control means.

In the following description, the present invention is explained in more detail and in relation to the enclosed drawings, in which

35

Figure 1 shows a state of the art bypass RF power amplification circuitry,

Figure 2 shows the circuitry of Figure 1 extended by a Variable Gain Amplifier circuit,

Figure 3 shows the power template according to ETSI TS 125.101,

5 Figure 4a shows the response of the output power of the circuitry according to Figure 2 to a PA/Bypass change coinciding with a Change Gain command when switching from high to low output power,

10 Figure 4b shows the response of the output power of the circuitry according to Figure 2 to a PA/Bypass change coinciding with a Change Gain command when switching from low to high output power,

15 Figure 5a shows the response of the output power of the circuitry according to Figure 2 to a PA/Bypass change delayed to a Change Gain command when switching from high to low output power,

Figure 5b shows the response of the output power of the circuitry according to Figure 2 to a PA/Bypass change delayed to a Change Gain command when switching from low to high output power,

20 Figure 6 shows a block diagram of a bypass RF power amplification circuitry according to the present invention,

25 Figure 7a shows the smooth output power change achieved with the circuitry according to Figure 6 when switching from high power mode to low power mode, and

Figure 7b shows the smooth output power change achieved with the circuitry according to Figure 6 when switching from low power mode to high power mode.

30

Figure 1 shows a block diagram of a prior art power amplifier circuit 1 with a bypass for controlling the RF output power. The circuitry 1 is basically composed of an amplifying path 3 and a bypass 5.

35 The amplifying path 3 is built-up by a power amplifier circuit 4 which is preceded by a controllable second switch 11 for connecting and disconnecting it, respectively, from the input terminal 2. A third matching circuit 14 connects the output of the power amplifier circuit 4 to the output terminal of the power amplifier circuit 1.

The bypass 5 arranged in parallel to the amplifying path 3 contains a first matching circuit 8 followed by a second matching circuit 9. A controllable first switch 10 in the bypass allows to put the line between the first and second matching circuit on ground potential.

5

A power supply terminal 13 allows to apply a supply voltage to the power amplifier circuit 4. The application of the supply voltage can be interrupted by means of a third switch 12 which, like the second 11 and first switch 10 is controlled by a control terminal 6.

10

In amplifying or high power mode, respectively, an RF signal is amplified by the amplification path 3, while the bypass 5 does not influence the operation of the amplification path 3. In bypass or low power mode, respectively, an RF signal applied to the input terminal 2 passes the power amplifier circuit 1 through the bypass 5 with practically no losses in signal power. The amplification path 3 does in this mode not affect the operation of the bypass 5. Moreover, a reduction of the energy consumption is achieved by opening the third switch 12, thus cutting off the supply voltage from the power amplifier circuit 4.

As only a very coarse control of the RF output power is achievable with a power amplifier circuit 1 as described, it is proposed according to the present invention to place a Variable Gain Amplifier (VGA) circuit 15 between the input terminal 2 and the line to the amplifying path 3 and bypass 5. The VGA circuit 15 be adapted for a digital or analogue gain control to enable a pre-amplification of the input RF signal within a wide range. A respective control signal is provided from the control terminal 6.

In some applications, like e.g. for controlling the TX path of a mobile terminal in an UMTS system, the output power is usually not controlled by its average value, but by its time template as for instance the ETSI TS 125.101, ETSI ZS 134.121 standard or the like. For a UMTS compatible mobile terminal operating in FDD (Frequency Division Duplex) mode, the output power should be modified according to the power template ETSI TS 125.101 as shown in Figure 3. The RF transmission power may be varied for each time slot of the UMTS. The user data are transmitted via a Dedicated Physical Data Channel (DPDCH) shown as the up-link DPDCH while the control data are transmitted via a Dedicated Physical Control Channel (DPCCH) shown as up-link DPCCH. The corresponding variation of the RF output power with each slot is shown for both channels at the lower half of Figure 3. As can be seen from Figure 3, the increase of the output power for the data channel encompasses the time slot with a leader and a delay of 25 μ s. For the control channel its the time slot which encompasses

the period for the output power increase. The respective average power levels are indicated as a dashed line for the DPDCH and as an interrupted dotted line for the DPCCH.

- 5 Referring to the block diagram of Figure 2, when the command 'PA/Bypass' to change the operating mode of the power amplifier circuit 1' from amplifying to bypassing or vice versa coincides with a 'change gain' command applied to the VGA, the output power changes as shown in Figures 4a, 4b. The situation for changing from high output power to low output power mode is shown in Figure 4a, the situation for the reverse mode change in Figure 4b. The representations of Figure 4a and 4b are, like that of the corresponding figures below, based on a simulation performed with 'System View'. In both cases, the gain factor of the power amplifier circuit 1' TX shows a short positive transient spike of around 8 dB before it relaxes to the desired value. The output power reacts with a corresponding but much longer building-up transient showing a positive overshoot of about 2 dB which lasts for about 500 ns before it settles to the new value. The time necessary for the RF output power to settle to the desired value is usually denoted as settling time τ . The transient forms a glitch which strains the transmission system resulting in an increased overall noise.
- 10
- 15
- 20 In a second scenario, the 'PA/Bypass' mode change command is initiated delayed to a VGA change command with a delay time being equivalent or more than the settling times in each block. The situation for the delay time being longer than the settling time in each block is illustrated in Figure 5a for the high to low power output mode change and for the reverse mode change in Figure 5b. The resulting output power overshoot is with more than 16 dB in the first case much higher than for the synchronous gain switching of Figures 4. Also the power overshoot in the second case exceeds that of the synchronous situation and shows further negative values.
- 25

A glitch-free smooth change of the output power will only be achieved when the time delay between the 'PA/Bypass' change mode command and the VGA gain change command is less or equivalent to half settling time duration in both blocks. A corresponding simulation is illustrated for the high-to-low and the low-to-high mode change in Figures 7a and 7b, respectively.

- 30
- 35 To achieve a respective glitch-free, smooth change of the RF output power, the timing of the 'PA/Bypass' mode change command and the VGA tuning or gain change command, respectively, should be controlled to co-operate such, that the first command sequence to reduce the full TX gain is followed with a time delay of half the settling time by the second command sequence to full TX gain increase.

In the case of increasing the RF output power shown in Figure 7b, the first command sequence is made up of the initiating 'VGA gain reduce' command triggering the gain reduction of the VGA. This is followed by the control terminal 6 sending a 'PA/Bypass Mode change' command with value 'Bypass' to control the switches 10, 11, and 12 of the power amplifier circuit 1' such, that the RF Signal passes the bypass 5. The second command sequence starts with 'common gain increase', which will send a 'PA/Bypass Mode change' command of value 'PA' to control the switches 10, 11, and 12 of the power amplifier circuit 1' such, that the RF Signal passes the amplification path 3.

10

In the case of reducing the RF output power as shown in Figure 7a, the first command sequence is made up of the initiating 'VGA gain increase' command triggering the gain raise of the VGA. This is followed by the control terminal 6 sending a 'PA/Bypass Mode change' command with value 'PA' to control the switches 10, 11, and 12 of the power amplifier circuit 1' such, that the RF Signal passes the amplification path 3. The second command sequence starts with 'common gain decrease', which will send a 'PA/Bypass Mode change' command of value 'Bypass' to control the switches 10, 11, and 12 of the power amplifier circuit 1' such, that the RF Signal passes the bypass 5.

20 To realise a respective power changing mode, the power amplifier circuit 1' of Figure 2 is extended by a delay control unit according to the circuit architecture shown in the block diagram of Figure 6. The delay control unit is formed by a latch trigger circuit 16, a sample-and-hold circuit 17, a digital multiplexer circuit 18, and delay circuit 19. The resulting power amplifier circuit 1'' allows to control the required RF output power at the output terminal 7 in the same coarse way than the prior art circuit architecture of Figure 1, but additionally provides a fine tuning of the RF output power like the circuitry of Figure 2 combined with a glitch-free RF output power change.

30 From the control terminal 6 a control line triggered by the rising edge of the system clock supplies the delay circuit 19 and the multiplexer 18. A first dataline allows to set the multiplexer 18 to either forward the original or the delayed control signal to the sample-and-hold circuit 17 and the latch trigger circuit 16. The first dataline is further used to set the latch trigger circuit 16 such, that the first 10, second 11, and third 12 switch are set to the respectively required switching state. A second dataline sends the command values to the sample-and-hold circuit 17 which controls the gain of the VGA.

35

The signal delay in the delay circuit 19 is set to half the settling time τ . When the RF output power is to be increased, first a 'VGA gain reduce' command is sent from the control terminal 6 via the datalines to the sample-and-hold circuit 17 and the

multiplexer 18. The multiplexer 18 is set to forward the original control signals and the sample-and-hold circuit 17 will therefore immediately reduce the gain factor of the VGA as desired. Next, a 'PA/Bypass Mode change' command with value 'Bypass' from the control terminal 6 will cause the latch trigger circuit 16 to set the first 10, second 11, and third 12 switch such, that the RF Signal passes the power amplifier circuit 1'' through the bypass. With the following command procedure 'common gain increase', a 'PA/Bypass Mode change' command of value 'PA' causes the multiplexer 18 to change its state for forwarding the delayed control signal. The latch trigger circuit 16 is further set to control the first 10, second 11, and third 12 switch such, that the RF Signal passes the power amplifier circuit 1'' through the amplifying path 3.

For the RF output power to be reduced, first a 'VGA gain increase' command is sent from the control terminal 6 via the datalines to the sample-and-hold circuit 17 and the multiplexer 18. The multiplexer 18 is set to forward the original control signals and the sample-and-hold circuit 17 will therefore immediately increase the gain factor of the VGA as desired. Next, a 'PA/Bypass Mode change' command with value 'PA' from the control terminal 6 will cause the latch trigger circuit 16 to set the first 10, second 11, and third 12 switch such, that the RF Signal passes the power amplifier circuit 1'' through the amplifying path 3. With the next following command procedure 'common gain decrease', a 'PA/Bypass Mode change' command of value 'Bypass' causes the multiplexer 18 to change its state to now forward the delayed control signal. The latch trigger circuit 16 is further set to control the first 10, second 11, and third 12 switch such, that the RF Signal passes the power amplifier circuit 1'' through the bypass.

A preferred embodiment of the present invention is formed by a mobile terminal for use in a wireless mobile telecommunication system with a power amplification circuit 1'' according to the specified above. A corresponding mobile terminal advantageously allows a fine adjustment of the RF output power without straining a mobile wireless telecommunication system with glitches, a condition particularly important for a low noise transmission in UMTS systems.

5

Claims

1. A power amplifier circuit for amplifying an input RF signal with respect to a
10 specified RF output power, comprising
- an input terminal (2) for supplying the input RF signal to be amplified,
 - an output terminal for the RF signal with the output power specified,
 - an amplification path (3) formed between the input terminal (2) and the output
15 terminal (7) having a power amplification circuit (4) for amplifying the RF
signal,
 - a bypass (5) formed between the input terminal (2) and the output terminal (7)
for the RF signal to bypass the amplification path (3),
 - a control terminal (6) for controlling the operation of the amplification path (3)
and the bypass (5) such, that an RF signal is either passed through the
20 amplification path (3) or the bypass (5),
- characterised by
- a variable gain amplifier circuit (15) for a pre-amplification of the input RF
signal which is placed between the line from the input terminal (2) to the
amplification path (3) and the bypass (5), and
 - 25 – a delay control means (16, 17, 18, 19) for controlling the variable gain amplifier
(15), the amplification path (3), and the bypass (5),
- whereby, before setting the operating conditions of the variable gain amplifier (15),
the amplification path (3), and the bypass (5) in a state to achieve the RF output
power specified, the delay control means (16, 17, 18, 19) is adapted to first set the
30 respective operating conditions in the inverse state thereof.
2. A power amplifier circuit according to claim 1,
characterised in
that the delay time period for which the delay control means (16, 17, 18, 19) sets
35 the operating conditions of the variable gain amplifier (15), the amplification path
(3), and the bypass (5) in the inverse state thereof corresponds to half the settling
time (τ) for an RF output power change.
3. A power amplifier circuit according to claim 1 or 2,

characterised in

that the control means comprises a latch trigger circuit (16) for controlling the operation of the amplification path (3) and the bypass (5), a sample-and-hold circuit (17) for controlling the gain factor of the variable gain amplifier circuit (15), a
5 digital multiplexer circuit (18) for selecting a control signal, and delay circuit (19) for delaying a control signal by the delay time period.

4. A power amplifier circuit according to anyone of the claims 1, 2 or 3,
characterised by
10 the bypass (5) comprising a first matching circuit (8), a second matching circuit (9), and a first controllable switch (10) for controllably adapting the impedance of the bypass to either block or open it for a passage of an RF signal.
5. A power amplifier circuit according to anyone of the claims 1 to 4,
15 characterised by
the amplification path (3) comprising a third matching circuit (14) and a controllable second switch (11) for controllably adapting the impedance of the amplification path (3) to either amplify an RF signal or block the passage for the RF signal.
20
6. A power amplifier circuit according to anyone of the claims 1 to 5,
characterised by
the control terminal (6) being adapted to provide control information to the delay control means (16, 17, 18, 19).
25
7. A power amplifier circuit according to anyone of the claims 3 to 6,
characterised by
the variable gain amplifier circuit (15) comprising a digital and/or analogue gain control.
30
8. A power amplifier circuit according to anyone of the claims 3 to 6,
characterised in
that the input RF signal is a signal coded for use in an UMTS communication system.
35
9. A mobile terminal for a wireless telecommunication system with a power amplifier circuit (1'') according to one of the claims 1 to 8.

10. A method for amplifying an input RF signal with respect to a specified RF output power, comprising the steps of
- supplying the input RF signal to be amplified,
 - outputting the RF signal with the output power specified,
 - 5 – amplifying the RF signal in an amplification path (3) formed between an input terminal (2) and an output terminal (7),
 - selectively bypassing the amplification path (3),
 - controlling the operation of the amplification path (3) and the bypass (5) such that an RF signal is either passed through the amplification path (3) or the
 - 10 bypass (5),
- characterised by
- pre-amplifying the input RF signal by a variable gain amplifier circuit (15) which is placed between the line from the input terminal (2) to the amplification path (3) and the bypass (5), and
 - 15 – controlling the variable gain amplifier (15), the amplification path (3), and the bypass (5) by a delay control means (16, 17, 18, 19),
- whereby, before setting the operating conditions of the variable gain amplifier (15), the amplification path (3), and the bypass (5) in a state to achieve the RF output power specified, the respective operating conditions are at first set in the inverse
- 20 state thereof via the delay control means (16, 17, 18, 19).
11. A method according to claim 10, characterised by the step of setting the operating conditions of the variable gain amplifier (15), the
- 25 amplification path (3), and the bypass (5) by the delay control means (16, 17, 18, 19) in the inverse state thereof for a delay time period that corresponds to half the settling time (τ) for an RF output power change.
12. A method according to claim 10 or 11, characterised by the step of
- 30 controlling the operation of the amplification path (3) and the bypass (5) by a latch trigger circuit (16) integrated in the control means, controlling the gain factor of the variable gain amplifier circuit (15) by a sample-and-hold circuit (17), selecting a control signal by a digital multiplexer circuit (18), and delaying a control signal
- 35 by the delay time period by a delay circuit (19).
13. A method according to anyone of claims 10, 11 or 12, characterised by the step of

controllably adapting the impedance of the bypass to either block or open it for a passage of an RF signal by a first matching circuit (8), a second matching circuit (9), and a first controllable switch (10) integrated in the bypass (5).

- 5 14. A method according to anyone of the claims 10 to 13,
characterised by the step of
controllably adapting the impedance of the amplification path (3) to either amplify
an RF signal or block the passage for the RF signal by a third matching circuit (14)
and a controllable second switch (11) integrated in the amplification path (3).

10

15. A method according to anyone of the claims 10 to 14,
characterised by the step of
adapting the control terminal (6) to provide control information to the delay control
means (16, 17, 18, 19).

15




Fig. 1




Fig. 2




Fig. 3




Fig. 4a




Fig. 4b




Fig. 5a




Fig. 5b




Fig. 6




Fig. 7a




Fig. 7b

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP2004/001766A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03G1/00 H03G3/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03G H04B H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 909 643 A (AIHARA YUUKICHI) 1 June 1999 (1999-06-01) column 3, lines 30-57 figure 1	1-15
A	WO 01/67621 A (QUALCOMM INC) 13 September 2001 (2001-09-13) the whole document	1-15
A	US 5 296 821 A (PETERSEN MICHAEL W ET AL) 22 March 1994 (1994-03-22) column 2, line 32 - column 3, line 10 figure 4	1-15
A	EP 1 229 642 A (SONY INT EUROP GMBH) 7 August 2002 (2002-08-07) cited in the application paragraphs '0001! - '0045! figure 1	1-15



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

3 June 2004

Date of mailing of the international search report

29/06/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Goethals, F

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP2004/001766

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5909643	A	01-06-1999	JP	9148852 A	06-06-1997
			CN	1154610 A , B	16-07-1997

WO 0167621	A	13-09-2001	US	6721368 B1	13-04-2004
			AU	4338401 A	17-09-2001
			CA	2401891 A1	13-09-2001
			CN	1461522 T	10-12-2003
			EP	1264411 A2	11-12-2002
			JP	2004500775 T	08-01-2004
			WO	0167621 A2	13-09-2001

US 5296821	A	22-03-1994	NONE		

EP 1229642	A	07-08-2002	EP	1229642 A1	07-08-2002
